

PTO-1449 Information Disclosure Citation in an Application	Application No. 09/918,295	Applicant(s) Traut, et al.		
	Docket Number 068167.0108	Group Art Unit 2181	Filing Date 7/30/01	

U.S. PATENT DOCUMENTS

	DOCUMENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE
A	5278973	1/11/94	O'Brien et al.	395	500	6/27/91
B	5301277	4/5/94	Kanai	709	301	12/23/91
C	5367628	11/22/94	Ote et al.	345	501	10/15/92
D	5448264	9/5/95	Pinedo et al.	345	508	6/14/93
E	5452456	9/19/95	Mourey et al.	713	100	12/18/92
F	5502809	3/26/96	Takano	345	509	9/6/94
G	5640562	6/17/97	Wold et al.	395	652	2/27/95
H	5666521	9/9/97	Marisetty	345	525	11/20/96
I	5742797	4/21/98	Celi, Jr. et al.	345	507	8/11/95
J	5752275	5/12/98	Hammond	711	207	7/14/97
K	5757386	5/26/98	Celi, Jr. et al.	345	507	8/11/95
L	5790825	8/4/98	Traut	712	209	8/5/97
M	5831607	11/3/98	Brooks	345	333	1/25/96
N	5860147	1/12/99	Gochman et al.	711	207	9/16/96
O	5940872	8/17/99	Hammond et al.	711	207	11/1/96
P	6014170	1/11/00	Pont et al.	348	232	6/20/97
Q	6026476	2/15/00	Rosen	711	206	8/6/97
R	6067618	5/23/00	Weber	713	1	3/26/98

FOREIGN PATENT DOCUMENTS

	DOCUMENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION
						YES NO

NON-PATENT DOCUMENTS

	DOCUMENT (Including Author, Title, Source, and Pertinent Pages)
S	"Processor Instruction Sets," The PC Guide, version date 12/18/00, http://www.pcguide.com/ref/cpu/arch/int/inst-c.html .
T	"M68060 User's Manual," Motorola, 1994, pp. i-xviii; Section 4, Memory Management Unit, pp. 4-1 to 4-30, http://www.motorola.com/brdata/PDFDB/MICROPROCESSORS/32_BIT/68K-COLDFIRE/M680X0/MC68060UM.pdf .
U	"MPC750, RISC Microprocessor User's Manual," Motorola, 8/97, Contents, pp. iii-xvi; Chapter 5, Memory Management, pp. 5-1 to 5-34; Glossary, pp. Glossary-1 to Glossary-13, http://www.motorola.com/brdata/PDFDB/MICROPROCESSORS/32_BIT/POWERPC/MPC7XX/MPC750UM.pdf .

EXAMINER	DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.

Information Disclosure Citation in an Application			Application No. 09/918,295	Applicant(s) Traut, et al.	ORIGINALLY FILED	
			Docket Number 068167.0108	Group Art Unit 2181	Filing Date 7/30/01	
U.S. PATENT DOCUMENTS						
	DOCUMENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE
PATENT & TRADEMARK OFFICE O I P E C G S	4,875,186	10/17/89	Blume, Jr.	364	900	2/28/86
B	5,406,644	4/11/95	MacGregor	395	500	11/23/88
RECEIVED MAR 22 2002 Technology Center 2100						
FOREIGN PATENT DOCUMENTS						
	DOCUMENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES NO
C	WO 98/57262	12/17/98	PCT	G06F	9/455	X
D	EP 0 524 773 a1	7/16/92	EPO	G06F	9/44	X
NON-PATENT DOCUMENTS						
DOCUMENT (Including Author, Title, Source, and Pertinent Pages)						
E	PCT International Search Report in International Application No. PCT/US 01/22277, International filing date 7/16/01, mail date 2/7/02.					
EXAMINER				DATE CONSIDERED		

PTO-1449 Information Disclosure Citation In Part Application	Application No. 09/918,295	Applicant(s) Traut et al
	Docket Number 068167.0108	Group Art Unit 2181

U.S. PATENT DOCUMENTS

	DOCUMENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE

FOREIGN PATENT DOCUMENTS

	DOCUMENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	
						RECEIVED	
						APR 11 2002	
						Technology Center 2100	

NON-PATENT DOCUMENTS

	DOCUMENT (Including Author, Title, Source, and Pertinent Pages)	
A	U.S. Patent Application Serial No. 09/617,709, "System and Method for Emulating the Operation of a Translation Look-Aside Buffer", Traut, filed July 17, 2000	
B	U.S. Patent Application Serial No. 09/617,669, "System and Method for Displaying Current Images of Virtual Machine Environments", Traut, et al., filed July 17, 2000	
C	U.S. Patent Application Serial No. 09/617,624, "System and Method for Emulating the Operation of a Video Graphics Adapter", Carroll, et al., filed July 17, 2000	
D	U.S. Patent Application Serial No. 09/747,492, "System and Method for the Logical Substitution of Processor Control in an Emulated Computing Environment", Traut, filed December 21, 2000	
E	U.S. Patent Application Serial No. 09/809,731, "Method for Hybrid Processing of Software Instructions of an Emulated Computer System", Giles et al., filed March 15, 2001	
F	U.S. Patent Application Serial No. 09/906,392, "System and Method for the Logical Substitution of Processor Control in an Emulated Computing Environment", Traut, filed July 16, 2001	

EXAMINER <i>Jean R. Horne</i>	DATE CONSIDERED <i>12/23/03</i>
----------------------------------	------------------------------------

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.

PTO-1449 Information Disclosure Citation in an Application			Application No. 09/918,295		Applicant(s) Traut, et al.		
			Docket Number 068167.0108		Group Art Unit 2181	Filing Date 7/30/01	
U.S. PATENT DOCUMENTS							
		DOCUMENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE
JLT	A	5,815,686	9/29/98	Earl, et al.	395	500	9/12/96
JNL	B	4,779,188	10/18/88	Gum et al.	364	200	10/19/87
					RECEIVED		
					APR 05 2002		
					Technology Center 2100		
FOREIGN PATENT DOCUMENTS							
		DOCUMENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES NO
	C	EP 0 645 701 A2	26/09/94	EPO	G06F	9/455	X
NON-PATENT DOCUMENTS							
		DOCUMENT (Including Author, Title, Source, and Pertinent Pages)					
JRH	D	PCT International Search Report in International Application No. PCT/US 01/22276, International filing date 16/07/01, mail date 07/03/02.					
	E	Traut E, "Building the Virtual PC," Byte, McGraw-Hill Inc., Vol. 22, No. 11, pp. 51-52, 1 November 1997.					
	F	"Intel386 DX Microprocessor," Intel, pp. 32-58, 31 December 1995.					
	G	"Macintosh and Technology: Changing Chips in the Middle of the Stream, or Apple Takes a Risc," URL:www.btech.co/changingchips.html, paragraphs '0006!-'0007!, retrieved 12/10/01.					
	H	"M68040 User's Manual," Motorola, Inc., Chapter 3, copyright 1990, revised 1992, 1993.					
	I	Osisek DL et al., "ESA/390 Interpretive-Execution Architecture, Foundation for VM/ESA," IBM Systems Journal, Vol. 30, No. 1, pp. 34-51, 1991.					
	J	Shang Rong Tsai et al., "On the Architectural Support for Logical Machine Systems," Microprocessing and Microprogramming, Vol. 22, No. 2, pp. 81-96, February 1988.					
V							
EXAMINER <i>Jean R Homer</i>				DATE CONSIDERED <i>12/23/03</i>			
EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.							

U.S. Patent and Trademark Office

HOU03:838721